ELEC4602 - Microelectronics Design & Technology

Last modified by Leon Luo on 2023/01/06 13:53

Overview

This course introduces students to the basic concepts required to design a basic integrated circuit using Cadence while understanding the technology that enables production, fabrication, and design of integrated circuit including the understanding of CMOS transistors physical behaviours through their standard models.

Concepts

These concepts are studied through course content, mainly lecture notes and course recommended textbooks. Please note, unless referenced from another source, please assume the following information presented is interpreted, studied, and re-expressed from the course content. Furthermore, please refer to the course content directly, e.g. ask the lecturer or read the textbook, for the most relevant knowledge required for the course.

CMOS Processing Technology

Fabrication

Layers

A typical CMOS integrated 

Wafers

Lithography

Furnace

Etching

Implantation

Sputtering

IC Components

Resistor

Resistors in integrated circuits can be realised through using properties of various layers such as N-Wells, N-doped regions, and polysilicon layers.

Capacitor

Inductor

Passive inductors can be created in integrated

Transistor

In CMOS technology, NMOS and PMOS transistors are used. NMOS refers to N-type MOSFET and PMOS refers to P-type MOSFET.

You are not allowed to create this diagram.

IC Design

Layout

Rules

Synthesis

Verifcation

MOS Models

Analogue

Digital

Noise

Structures

Current Mirrors

Single-stage Amplifiers

Operational Amplifiers

Comparators

Converters

CMOS Logic

CMOS Inverter

Static Logic

Dynamic Logic

Recommended Resources

Course Prescribed

Textbook

  • R. J. Baker, CMOS Circuit Design, Layout, and Simulation. Wiley Interscience, 3rd/4th ed., 2010/2019.
      
CC BY-SA 4.0 © Super ELEC 2022 - 2023 All Rights Reserved.
By using this site, you agree to the Terms and Policies.
Please read the Disclaimers - This website uses XWiki and is not officially affiliated with UNSW.